Revision 1495
Added by markw 3 days ago
| pokeymaxv4.5.qsf | ||
|---|---|---|
|
set_location_assignment PIN_G12 -to EXT[9] # LOUT2.B1 LIN2.A1 G12 X
|
||
|
set_location_assignment PIN_L13 -to EXT[10] # LOUT2.B8 LIN2.A8 L13 X
|
||
|
|
||
|
set_location_assignment PIN_C9 -to AUD[3] # AUDR (CORRECTED)
|
||
|
set_location_assignment PIN_D9 -to AUD[4] # AUDL (CORRECTED)
|
||
|
set_location_assignment PIN_D9 -to AUD[3] # AUDR (CORRECTED)
|
||
|
set_location_assignment PIN_C9 -to AUD[4] # AUDL (CORRECTED)
|
||
|
set_location_assignment PIN_C10 -to AUD[1] # AUDINT
|
||
|
|
||
|
set_location_assignment PIN_M12 -to ADC_RX_p # LIN2.A10
|
||
| ... | ... | |
|
set_global_assignment -name VHDL_FILE iox_glue.vhdl
|
||
|
set_global_assignment -name VHDL_FILE i2c_master.vhd
|
||
|
set_global_assignment -name VHDL_FILE slave_timing_6502.vhd
|
||
|
set_global_assignment -name VHDL_FILE pll_reset_sync.vhdl
|
||
|
set_global_assignment -name SDC_FILE pokeymax.sdc
|
||
|
set_global_assignment -name VHDL_FILE complete_address_decoder.vhdl
|
||
|
set_global_assignment -name VHDL_FILE syncreset_enable_divider.vhd
|
||
| ... | ... | |
|
set_global_assignment -name VHDL_FILE latch_delay_line.vhdl
|
||
|
set_global_assignment -name VHDL_FILE sigmadelta_1storder.vhd
|
||
|
set_global_assignment -name VHDL_FILE sigmadelta_2ndorder.vhd
|
||
|
set_global_assignment -name VHDL_FILE sigmadelta_2ndorder_dither.vhd
|
||
|
set_global_assignment -name VHDL_FILE filtered_sigmadelta.vhd
|
||
|
set_global_assignment -name VHDL_FILE fir_filter.vhdl
|
||
|
set_global_assignment -name VHDL_FILE fir_rom.vhdl
|
||
Use the same L/R mapping as v4. Added two new components: sync reset and 2nd order dither.