Revision 21
Added by markw over 11 years ago
| generic_ram_infer.vhdl | ||
|---|---|---|
|
BEGIN
|
||
|
IF (clock'event AND clock = '1') THEN
|
||
|
IF (we_ram = '1') THEN
|
||
|
ram_block(to_integer(to_01(unsigned(address)))) <= data;
|
||
|
ram_block(to_integer(to_01(unsigned(address), '0'))) <= data;
|
||
|
q_ram <= data;
|
||
|
ELSE
|
||
|
q_ram <= ram_block(to_integer(to_01(unsigned(address))));
|
||
|
q_ram <= ram_block(to_integer(to_01(unsigned(address), '0')));
|
||
|
END IF;
|
||
|
END IF;
|
||
|
END PROCESS;
|
||
to_01 silenced sim, but caused build issues on Xilinx. If its invalid use 0