Project

General

Profile

Flash chip by board » History » Revision 4

Revision 3 (foft, 05/28/2018 09:39 PM) → Revision 4/7 (foft, 05/28/2018 09:41 PM)

h1. Flash chip by board 

 h2. v1 boards 

 n25q128 
 EPCQ128 compatible 
 Read silicon id (0xab) gives 0xffffffff 
 Read device id (0x9f) gives 0x20ba1810 (first 3 bytes count) 
 Sector size 64KB (also supports 4KB) 
 https://www.micron.com/~/media/documents/products/data-sheet/nor-flash/serial-nor/n25q/n25q_128_3_volt_with_boot_sector.pdf 
 https://www.altera.com/en_US/pdfs/literature/hb/cfg/cfg_cf52012.pdf 

 h2. v3 boards (aka v2) 

 m25p128 
 EPCS128 compatible 
 Read silicon id (0xab) gives 0xfffffff 
 Read device id (0x9f) gives 0x20201800 (first 3 bytes count) 
 Sector size 256KB 
 https://www.micron.com/~/media/documents/products/data-sheet/nor-flash/serial-nor/m25p/m25p_128.pdf 
 https://www.altera.com/en_US/pdfs/literature/hb/cfg/cyc_c51014.pdf 

 h2. v3 2nd run boards (aka v2 FIX) 

 S25FL127SABMFV000 
 EPCS128 compatible? 
 Read silicon id (0xab) gives TODO 
 Read device id (0x9f) gives TODO (first 3 bytes count) 
 Sector size? Seems to wipe core with 64KB, but seems to run well with 256KB? Need to check status register... Has some fancy hybrid sector 4K/64K thing. 
 http://www.cypress.com/file/177961/download https://www.micron.com/~/media/documents/products/data-sheet/nor-flash/serial-nor/m25p/m25p_128.pdf 
 https://www.altera.com/en_US/pdfs/literature/hb/cfg/cyc_c51014.pdf