irq 1 should not be masked
Make acid test pass again, while still having fujinet work
Missed signals
Added sychronizer to pia
Correct edge bit. Also interrupt 1 should still work in output mode.
Current unmerged vhdl for my Atari800 core and start at merging them into one tree with a common core