Project

General

Profile

« Previous | Next » 

Revision 1534

Added by markw about 1 hour ago

Get sidmax buiding again by refresing it form the pokeymax changes

View differences:

sidmaxv1.qsf
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to CLK_OUT
set_global_assignment -name OPTIMIZATION_MODE BALANCED
set_global_assignment -name VHDL_FILE audio_signal_detector.vhd
set_global_assignment -name VHDL_FILE flash_controller.vhd
set_global_assignment -name VHDL_FILE stereo_detect.vhd
set_global_assignment -name VHDL_FILE slave_timing_6502.vhd
......
set_global_assignment -name VHDL_FILE sigmadelta_1storder.vhd
set_global_assignment -name VHDL_FILE sigmadelta_2ndorder.vhd
set_global_assignment -name VHDL_FILE sigmadelta_2ndorder_dither.vhd
set_global_assignment -name VHDL_FILE sigmadelta_dither.vhd
set_global_assignment -name VHDL_FILE filtered_sigmadelta.vhd
set_global_assignment -name VHDL_FILE generic_ram_infer.vhdl
set_global_assignment -name VHDL_FILE m9k_grouped.vhdl
set_global_assignment -name VHDL_FILE simple_low_pass_filter.vhdl
set_global_assignment -name VHDL_FILE pokey/pokey_poly_17_9.vhdl
set_global_assignment -name VHDL_FILE pokey/pokey_poly_5.vhdl
......
set_global_assignment -name VHDL_FILE sample/adpcm.vhdl
set_global_assignment -name VHDL_FILE sample/top.vhdl
set_global_assignment -name VHDL_FILE covox/top.vhdl
set_global_assignment -name SYSTEMVERILOG_FILE sigma_delta/sigma_delta_adc.sv
set_global_assignment -name SYSTEMVERILOG_FILE sigma_delta/cic_comb.sv
set_global_assignment -name SYSTEMVERILOG_FILE sigma_delta/cic_integrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE sigma_delta/fir_compensator.sv
set_global_assignment -name QIP_FILE int_osc/synthesis/int_osc.qip
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name QIP_FILE flash/synthesis/flash.qip

Also available in: Unified diff