Revision 19
Added by markw over 11 years ago
| common/a8core/atari800core_simple_sdram.vhd | ||
|---|---|---|
|
SDRAM_WRITE_ENABLE : out std_logic;
|
||
|
SDRAM_ADDR : out STD_LOGIC_VECTOR(22 DOWNTO 0);
|
||
|
SDRAM_DO : in STD_LOGIC_VECTOR(31 DOWNTO 0);
|
||
|
SDRAM_DI : out STD_LOGIC_VECTOR(31 DOWNTO 0);
|
||
|
SDRAM_32BIT_WRITE_ENABLE : out std_logic;
|
||
|
SDRAM_16BIT_WRITE_ENABLE : out std_logic;
|
||
|
SDRAM_8BIT_WRITE_ENABLE : out std_logic;
|
||
|
|
||
|
-- DMA memory map differs
|
||
|
-- e.g. some special addresses to read behind hardware registers
|
||
| ... | ... | |
|
CART_RD4 <= '0';
|
||
|
CART_RD5 <= '0';
|
||
|
|
||
|
-- Since we're not exposing PBI, expose a few key parts needed for SDRAM
|
||
|
SDRAM_DI <= PBI_WRITE_DATA;
|
||
|
|
||
|
-- Internal rom/ram
|
||
|
internalromram1 : entity work.internalromram
|
||
|
GENERIC MAP
|
||
| ... | ... | |
|
PBI_WRITE_ENABLE => open,
|
||
|
PBI_SNOOP_DATA => open,
|
||
|
PBI_WRITE_DATA => PBI_WRITE_DATA,
|
||
|
PBI_WIDTH_8bit_ACCESS => open,
|
||
|
PBI_WIDTH_16bit_ACCESS => open,
|
||
|
PBI_WIDTH_32bit_ACCESS => open,
|
||
|
PBI_WIDTH_8bit_ACCESS => SDRAM_8BIT_WRITE_ENABLE,
|
||
|
PBI_WIDTH_16bit_ACCESS => SDRAM_16BIT_WRITE_ENABLE,
|
||
|
PBI_WIDTH_32bit_ACCESS => SDRAM_32BIT_WRITE_ENABLE,
|
||
|
|
||
|
PBI_ROM_DO => "11111111",
|
||
|
PBI_REQUEST => open,
|
||
Pass through some PBI signals needed for SDRAM