Fix 480i interlace. Vsync needs to be on exactly the right row, also the AN2 must be disabled by clearing bits 0 or 1 on dmactl.
Fix 480i interlace. Vsync needs to be on exactly the right row, also the AN2 must be disabled by clearing bits 0 or 1 on dmactl.