Revision 452
Added by markw over 9 years ago
| ultimate_cart/veronica/FT816.v | ||
|---|---|---|
|
vpb <= `TRUE;
|
||
|
rwo <= `TRUE;
|
||
|
ado <= 24'h000000;
|
||
|
sp <= 16'h0001ff; // TODO
|
||
|
dbo <= 8'h00;
|
||
|
nmi_edge <= 1'b0;
|
||
|
wai <= 1'b0;
|
||
| ... | ... | |
|
|
||
|
`include "bus_task.v"
|
||
|
`include "misc_task.v"
|
||
|
`include "load_tsk.v"
|
||
|
|
||
|
task next_state;
|
||
|
input [5:0] nxt;
|
||
| ultimate_cart/veronica/load_mac.v | ||
|---|---|---|
|
LOAD_MAC2:
|
||
|
if (rdy) begin
|
||
|
data_nack();
|
||
|
//TODO FIXME TODO load_tsk(db);
|
||
|
load_tsk(db);
|
||
|
end
|
||
|
`ifdef SUPPORT_BERR
|
||
|
else if (err_i) begin
|
||
| ultimate_cart/veronica/load_tsk.v | ||
|---|---|---|
|
//
|
||
|
// ============================================================================
|
||
|
//
|
||
|
//task load_tsk;
|
||
|
//input [7:0] db;
|
||
|
task load_tsk;
|
||
|
input [7:0] db;
|
||
|
begin
|
||
|
case(load_what)
|
||
|
`BYTE_70:
|
||
| ... | ... | |
|
end
|
||
|
endcase
|
||
|
end
|
||
|
//endtask
|
||
|
endtask
|
||
Need to review further, but these changes seem to bring the 65816 core to life somewhat