Project

General

Profile

Pinouts » History » Version 5

foft, 04/15/2018 07:25 PM

1 1 foft
h1. Pinouts
2 3 foft
3 2 foft
h2. V1
4 3 foft
5 2 foft
h2. V2
6 3 foft
7 1 foft
h3. Use in core
8
9
h3. By connection to FPGA
10 4 foft
11 5 foft
*GPIO:*
12 1 foft
1-17: direct to FPGA
13
18: SDA (i2c) - clock gen also on here
14
19: SCL (i2c) - clock gen also on here
15
20-22: GND
16
23-34: 3.3V
17
25-26: 5.0V
18
19 5 foft
*Interface 1:*
20 1 foft
All level shifted to 3.3V.
21
Special pins:
22
37:RD4: 10k pulldown
23
40:RD5: 10k pulldown
24
34:MPD_N: 4.7k pullup to 5V
25
28:IRQ_N: 4.7k pullup to 5V
26
32:REF_N: 2k pullup to 5V
27
28 5 foft
*Interface 2:*
29 1 foft
1-3: USB to FTDI 
30
4: GND
31
5,6: 5V
32
7-10: Charge cap, FPGA compares with ref voltage
33
11-30: level shifted to 3.3V. 4.7k pullup to 5V. Direction pins have extra 220 ohm resistance (needed?)
34
31: GND
35
32-33: level shifted to 3.3V. 4.7k pullup to 5V
36
34: 5V transistor drive (for tape motor)
37
35-49: level shifted to 3.3V. 4.7k pullup o 5V
38
40: EXTSEL_N: level shifted to 3.3V. 4.7k pullup to 5V