Project

General

Profile

Pinouts » History » Version 10

foft, 04/15/2018 08:05 PM

1 1 foft
h1. Pinouts
2 3 foft
3 2 foft
h2. V1
4 3 foft
5 9 foft
h3. Use in core
6
7
*Cartridge/PBI interface*
8 10 foft
1: CCTL_N
9
2: PHI2
10
3: RD5
11
4: RW_N
12
5: A10
13
6: A11
14
7: S5_N
15
8: D7
16
9: D6
17
10:D3
18
11:NC
19
12:NC
20
13:D0
21
14:A12
22
15:D1
23
16:A9
24
17:D2
25
18:A8
26
19:D5
27
20:A7
28
21:D4
29
22:A6
30
23:A0
31
24:A5
32
25:A1
33
26:A4
34
27:A2
35
28:A3
36
29:MIC_PBI (To ADC jumper)
37
30:MIC_PBI (To ADC jumper)
38
31:RD4
39
32:S4_N
40
33:EXTSEL_N
41
34:A13
42
35:A14
43
36:A15
44
37:MPD_N
45
38:REF_N
46
39:IRQ_N
47
40:RST_N
48 9 foft
49 10 foft
*SIO interface*
50
1: SIO CLOCK OUT
51
2: SIO COMMAND
52
3: SIO IN
53
4: SIO PROCEED
54
5: SIO IRQ
55
6: SIO CLOCK IN
56
7: SIO OUT
57
8: SIO MOTOR EN
58
9: SIO MIC (To ADC jumper)
59
10:SIO MOTOR EN
60 9 foft
61
h3. By connection to FPGA
62 1 foft
63 10 foft
Useful information if building your own core.
64
In general pins have 100 ohm resistance to the FPGA itself. The FPGA max voltage on IO is 3.3V.
65
66
*GPIO:*
67
1-10: Direct to FPGA
68
11: 5V
69
12: GND
70
13-28: Direct to FPGA
71
29: 3.3V
72
30: GND
73
31-40: Direct to FPGA
74
75
*Cartridge/PBI interface*
76
All level shifted to 3.3V.
77
Special pins:
78
31:10k pulldown
79
3: 10k pulldown
80
10/11: NC
81
29:To ADC jumper (PBI)
82
30:To ADC jumper (PBI)
83
33:4.7k pullup to 5V
84
37:4.7k pullup to 5V
85
38:4.7k pullup to 5V
86
39:4.7k pullup to 5V
87
88
*SIO interface*
89
1-7: 3.3V level shifted, 5V pull-up.
90
8,10: 5V transistor drive (for tape motor)
91
9: To ADC jumper (SIO)
92
93 2 foft
h2. V2
94 6 foft
95
h3. Use in core
96
97
*Interface 1:*
98
1-16: A0-A15 (1=A0,2=A1, etc)
99
17-24: D0-D7 (17=D0, 18=D1 etc)
100
25: PHI2
101
26: HALT (not implemented yet)
102
27: RST_N
103
28: IRQ_N
104
29: D1XX (not implemented yet)
105
30: CASINH_N
106
31: CCTL_N
107
32: REF_N
108
33: CAS_N
109 7 foft
34: MPD_N
110
35: RAS_N
111
36: RW_N
112
37: RD4
113
38: S4_N
114
39: S5_N
115
40: RD5
116
117
*Interface 2:*
118
1: USBDM  (FTDI USB RS232)
119
2: USBRES (FTDI USB RS232)
120
3: USBDP  (FTDI USB RS232)
121
4: GND
122
5: 5V0
123
6: 5V0
124
7: J2 ANAL_B (Paddle in)
125
8: J2 ANAL_A
126
9: J1 ANAL_B
127
10:J1 ANAL_A
128
11:J2 FIRE
129
12:J2 UP
130
13:J2 DOWN
131
14:J2 LEFT
132
15:J2 RIGHT
133
16:J1 FIRE
134
17:J1 UP
135
18:J1 DOWN
136
19:J1 LEFT
137
20:J1 RIGHT
138
21:J4 FIRE
139
22:J4 UP
140
23:J4 DOWN
141
24:J4 LEFT
142
25:J4 RIGHT
143
26:J3 FIRE
144
27:J3 UP
145
28:J3 DOWN
146
29:J3 LEFT
147
30:J3 RIGHT
148
31:GND
149 6 foft
32:SIO IRQ
150 1 foft
33:SIO PROCEED
151 8 foft
34:SIO MOTOR_EN
152
35:SIO COMMAND
153
36:SIO DATA OUT
154 1 foft
37:SIO DATA IN
155
38:CLOCK OUT
156
39:CLOCK IN
157 6 foft
40:EXTSEL_N
158
159 1 foft
h3. By connection to FPGA
160
161
Useful information if building your own core.
162 5 foft
In general pins have 100 ohm resistance to the FPGA itself. The FPGA max voltage on IO is 3.3V.
163 1 foft
164
*GPIO:*
165
1-17: direct to FPGA
166
18: SDA (i2c) - clock gen also on here (*V2 FIX only*)
167
19: SCL (i2c) - clock gen also on here (*V2 FIX only*)
168
20-22: GND
169
23-34: 3.3V
170
25-26: 5.0V
171
172
*Interface 1:*
173
All level shifted to 3.3V.
174
Special pins:
175 10 foft
37:10k pulldown
176
40:10k pulldown
177
34:4.7k pullup to 5V
178
28:4.7k pullup to 5V
179
32:2k pullup to 5V (*V2 FIX 2k, V2 4.7k*)
180 1 foft
181
*Interface 2:*
182
1-3: USB to FTDI 
183
4: GND
184
5,6: 5V
185 10 foft
7-10: Charge cap, FPGA compares with ref voltage (about 2V)
186
11-30: level shifted to 3.3V. 4.7k pullup to 5V. Direction pins have extra 220 ohm resistance in addition (330 ohm total to FPGA).
187 1 foft
31: GND
188
32-33: level shifted to 3.3V. 4.7k pullup to 5V
189
34: 5V transistor drive (for tape motor)
190 10 foft
35-40: level shifted to 3.3V. 4.7k pullup to 5V