Project

General

Profile

Pinouts » History » Version 11

foft, 04/15/2018 08:08 PM

1 1 foft
h1. Pinouts
2 3 foft
3 2 foft
h2. V1
4 3 foft
5 9 foft
h3. Use in core
6
7
*Cartridge/PBI interface*
8 10 foft
1: CCTL_N
9
2: PHI2
10
3: RD5
11
4: RW_N
12
5: A10
13
6: A11
14
7: S5_N
15
8: D7
16
9: D6
17
10:D3
18
11:NC
19
12:NC
20
13:D0
21
14:A12
22
15:D1
23
16:A9
24
17:D2
25
18:A8
26
19:D5
27
20:A7
28
21:D4
29
22:A6
30
23:A0
31
24:A5
32
25:A1
33
26:A4
34
27:A2
35
28:A3
36
29:MIC_PBI (To ADC jumper)
37
30:MIC_PBI (To ADC jumper)
38
31:RD4
39
32:S4_N
40
33:EXTSEL_N
41
34:A13
42
35:A14
43
36:A15
44
37:MPD_N
45
38:REF_N
46
39:IRQ_N
47
40:RST_N
48 9 foft
49 10 foft
*SIO interface*
50
1: SIO CLOCK OUT
51
2: SIO COMMAND
52
3: SIO IN
53
4: SIO PROCEED
54
5: SIO IRQ
55
6: SIO CLOCK IN
56
7: SIO OUT
57
8: SIO MOTOR EN
58
9: SIO MIC (To ADC jumper)
59
10:SIO MOTOR EN
60 9 foft
61
h3. By connection to FPGA
62 1 foft
63 10 foft
Useful information if building your own core.
64
In general pins have 100 ohm resistance to the FPGA itself. The FPGA max voltage on IO is 3.3V.
65
66 11 foft
*GPIO A:*
67 10 foft
1-10: Direct to FPGA
68
11: 5V
69
12: GND
70
13-28: Direct to FPGA
71
29: 3.3V
72
30: GND
73 1 foft
31-40: Direct to FPGA
74 11 foft
75
*GPIO B:*
76
1-10: Direct to FPGA
77
11: GND
78
12: GND
79
13: 3.3V
80
14: 5V
81 10 foft
82
*Cartridge/PBI interface*
83
All level shifted to 3.3V.
84
Special pins:
85
31:10k pulldown
86
3: 10k pulldown
87
10/11: NC
88
29:To ADC jumper (PBI)
89
30:To ADC jumper (PBI)
90
33:4.7k pullup to 5V
91
37:4.7k pullup to 5V
92
38:4.7k pullup to 5V
93
39:4.7k pullup to 5V
94
95
*SIO interface*
96
1-7: 3.3V level shifted, 5V pull-up.
97
8,10: 5V transistor drive (for tape motor)
98
9: To ADC jumper (SIO)
99
100 2 foft
h2. V2
101 6 foft
102
h3. Use in core
103
104
*Interface 1:*
105
1-16: A0-A15 (1=A0,2=A1, etc)
106
17-24: D0-D7 (17=D0, 18=D1 etc)
107
25: PHI2
108
26: HALT (not implemented yet)
109
27: RST_N
110
28: IRQ_N
111
29: D1XX (not implemented yet)
112
30: CASINH_N
113
31: CCTL_N
114
32: REF_N
115
33: CAS_N
116 7 foft
34: MPD_N
117
35: RAS_N
118
36: RW_N
119
37: RD4
120
38: S4_N
121
39: S5_N
122
40: RD5
123
124
*Interface 2:*
125
1: USBDM  (FTDI USB RS232)
126
2: USBRES (FTDI USB RS232)
127
3: USBDP  (FTDI USB RS232)
128
4: GND
129
5: 5V0
130
6: 5V0
131
7: J2 ANAL_B (Paddle in)
132
8: J2 ANAL_A
133
9: J1 ANAL_B
134
10:J1 ANAL_A
135
11:J2 FIRE
136
12:J2 UP
137
13:J2 DOWN
138
14:J2 LEFT
139
15:J2 RIGHT
140
16:J1 FIRE
141
17:J1 UP
142
18:J1 DOWN
143
19:J1 LEFT
144
20:J1 RIGHT
145
21:J4 FIRE
146
22:J4 UP
147
23:J4 DOWN
148
24:J4 LEFT
149
25:J4 RIGHT
150
26:J3 FIRE
151
27:J3 UP
152
28:J3 DOWN
153
29:J3 LEFT
154
30:J3 RIGHT
155
31:GND
156 6 foft
32:SIO IRQ
157 1 foft
33:SIO PROCEED
158 8 foft
34:SIO MOTOR_EN
159
35:SIO COMMAND
160
36:SIO DATA OUT
161 1 foft
37:SIO DATA IN
162
38:CLOCK OUT
163
39:CLOCK IN
164 6 foft
40:EXTSEL_N
165
166 1 foft
h3. By connection to FPGA
167
168
Useful information if building your own core.
169 5 foft
In general pins have 100 ohm resistance to the FPGA itself. The FPGA max voltage on IO is 3.3V.
170 1 foft
171
*GPIO:*
172
1-17: direct to FPGA
173
18: SDA (i2c) - clock gen also on here (*V2 FIX only*)
174
19: SCL (i2c) - clock gen also on here (*V2 FIX only*)
175
20-22: GND
176
23-34: 3.3V
177
25-26: 5.0V
178
179
*Interface 1:*
180
All level shifted to 3.3V.
181
Special pins:
182 10 foft
37:10k pulldown
183
40:10k pulldown
184
34:4.7k pullup to 5V
185
28:4.7k pullup to 5V
186
32:2k pullup to 5V (*V2 FIX 2k, V2 4.7k*)
187 1 foft
188
*Interface 2:*
189
1-3: USB to FTDI 
190
4: GND
191
5,6: 5V
192 10 foft
7-10: Charge cap, FPGA compares with ref voltage (about 2V)
193
11-30: level shifted to 3.3V. 4.7k pullup to 5V. Direction pins have extra 220 ohm resistance in addition (330 ohm total to FPGA).
194 1 foft
31: GND
195
32-33: level shifted to 3.3V. 4.7k pullup to 5V
196
34: 5V transistor drive (for tape motor)
197 10 foft
35-40: level shifted to 3.3V. 4.7k pullup to 5V