Pinouts » History » Version 6
foft, 04/15/2018 07:30 PM
| 1 | 1 | foft | h1. Pinouts |
|---|---|---|---|
| 2 | 3 | foft | |
| 3 | 2 | foft | h2. V1 |
| 4 | 3 | foft | |
| 5 | 2 | foft | h2. V2 |
| 6 | 3 | foft | |
| 7 | 1 | foft | h3. Use in core |
| 8 | |||
| 9 | 6 | foft | Interface 1: |
| 10 | 1-16: A0-A15 (1=A0,2=A1, etc) |
||
| 11 | 17-24: D0-D7 (17=D0, 18=D1 etc) |
||
| 12 | 25: PHI2 |
||
| 13 | 26: HALT (not implemented yet) |
||
| 14 | 27: RST_N |
||
| 15 | 28: IRQ_N |
||
| 16 | 29: D1XX (not implemented yet) |
||
| 17 | 30: CASINH_N |
||
| 18 | 31: CCTL_N |
||
| 19 | 32: REF_N |
||
| 20 | 33: CAS_N |
||
| 21 | 34: MPD_N |
||
| 22 | 35: RAS_N |
||
| 23 | 36: RW_N |
||
| 24 | 37: RD4 |
||
| 25 | 38: S4_N |
||
| 26 | 39: S5_N |
||
| 27 | 40: RD5 |
||
| 28 | |||
| 29 | *Interface 2:* |
||
| 30 | |||
| 31 | 5 | foft | h3. By connection to FPGA |
| 32 | 1 | foft | |
| 33 | *GPIO:* |
||
| 34 | 1-17: direct to FPGA |
||
| 35 | 6 | foft | 18: SDA (i2c) - clock gen also on here (*V2 FIX only*) |
| 36 | 19: SCL (i2c) - clock gen also on here (*V2 FIX only*) |
||
| 37 | 1 | foft | 20-22: GND |
| 38 | 23-34: 3.3V |
||
| 39 | 25-26: 5.0V |
||
| 40 | |||
| 41 | 5 | foft | *Interface 1:* |
| 42 | 1 | foft | All level shifted to 3.3V. |
| 43 | Special pins: |
||
| 44 | 37:RD4: 10k pulldown |
||
| 45 | 40:RD5: 10k pulldown |
||
| 46 | 34:MPD_N: 4.7k pullup to 5V |
||
| 47 | 28:IRQ_N: 4.7k pullup to 5V |
||
| 48 | 32:REF_N: 2k pullup to 5V |
||
| 49 | |||
| 50 | 5 | foft | *Interface 2:* |
| 51 | 1 | foft | 1-3: USB to FTDI |
| 52 | 4: GND |
||
| 53 | 5,6: 5V |
||
| 54 | 7-10: Charge cap, FPGA compares with ref voltage |
||
| 55 | 11-30: level shifted to 3.3V. 4.7k pullup to 5V. Direction pins have extra 220 ohm resistance (needed?) |
||
| 56 | 31: GND |
||
| 57 | 32-33: level shifted to 3.3V. 4.7k pullup to 5V |
||
| 58 | 34: 5V transistor drive (for tape motor) |
||
| 59 | 35-49: level shifted to 3.3V. 4.7k pullup o 5V |
||
| 60 | 40: EXTSEL_N: level shifted to 3.3V. 4.7k pullup to 5V |