Pinouts » History » Version 8
foft, 04/15/2018 07:38 PM
| 1 | 1 | foft | h1. Pinouts |
|---|---|---|---|
| 2 | 3 | foft | |
| 3 | 2 | foft | h2. V1 |
| 4 | 3 | foft | |
| 5 | 2 | foft | h2. V2 |
| 6 | 3 | foft | |
| 7 | 1 | foft | h3. Use in core |
| 8 | |||
| 9 | 8 | foft | *Interface 1:* |
| 10 | 6 | foft | 1-16: A0-A15 (1=A0,2=A1, etc) |
| 11 | 17-24: D0-D7 (17=D0, 18=D1 etc) |
||
| 12 | 25: PHI2 |
||
| 13 | 26: HALT (not implemented yet) |
||
| 14 | 27: RST_N |
||
| 15 | 28: IRQ_N |
||
| 16 | 29: D1XX (not implemented yet) |
||
| 17 | 30: CASINH_N |
||
| 18 | 31: CCTL_N |
||
| 19 | 32: REF_N |
||
| 20 | 33: CAS_N |
||
| 21 | 34: MPD_N |
||
| 22 | 35: RAS_N |
||
| 23 | 36: RW_N |
||
| 24 | 37: RD4 |
||
| 25 | 38: S4_N |
||
| 26 | 39: S5_N |
||
| 27 | 40: RD5 |
||
| 28 | |||
| 29 | *Interface 2:* |
||
| 30 | 7 | foft | 1: USBDM (FTDI USB RS232) |
| 31 | 2: USBRES (FTDI USB RS232) |
||
| 32 | 3: USBDP (FTDI USB RS232) |
||
| 33 | 4: GND |
||
| 34 | 5: 5V0 |
||
| 35 | 6: 5V0 |
||
| 36 | 7: J2 ANAL_B (Paddle in) |
||
| 37 | 8: J2 ANAL_A |
||
| 38 | 9: J1 ANAL_B |
||
| 39 | 10:J1 ANAL_A |
||
| 40 | 11:J2 FIRE |
||
| 41 | 12:J2 UP |
||
| 42 | 13:J2 DOWN |
||
| 43 | 14:J2 LEFT |
||
| 44 | 15:J2 RIGHT |
||
| 45 | 16:J1 FIRE |
||
| 46 | 17:J1 UP |
||
| 47 | 18:J1 DOWN |
||
| 48 | 19:J1 LEFT |
||
| 49 | 20:J1 RIGHT |
||
| 50 | 21:J4 FIRE |
||
| 51 | 22:J4 UP |
||
| 52 | 23:J4 DOWN |
||
| 53 | 24:J4 LEFT |
||
| 54 | 25:J4 RIGHT |
||
| 55 | 26:J3 FIRE |
||
| 56 | 27:J3 UP |
||
| 57 | 28:J3 DOWN |
||
| 58 | 29:J3 LEFT |
||
| 59 | 30:J3 RIGHT |
||
| 60 | 31:GND |
||
| 61 | 32:SIO IRQ |
||
| 62 | 33:SIO PROCEED |
||
| 63 | 34:SIO MOTOR_EN |
||
| 64 | 35:SIO COMMAND |
||
| 65 | 36:SIO DATA OUT |
||
| 66 | 37:SIO DATA IN |
||
| 67 | 38:CLOCK OUT |
||
| 68 | 39:CLOCK IN |
||
| 69 | 40:EXTSEL_N |
||
| 70 | 6 | foft | |
| 71 | 1 | foft | h3. By connection to FPGA |
| 72 | 8 | foft | |
| 73 | Useful information if building your own core. |
||
| 74 | In general pins have 100 ohm resistance to the FPGA itself. The FPGA max voltage on IO is 3.3V. |
||
| 75 | 1 | foft | |
| 76 | *GPIO:* |
||
| 77 | 1-17: direct to FPGA |
||
| 78 | 6 | foft | 18: SDA (i2c) - clock gen also on here (*V2 FIX only*) |
| 79 | 19: SCL (i2c) - clock gen also on here (*V2 FIX only*) |
||
| 80 | 1 | foft | 20-22: GND |
| 81 | 23-34: 3.3V |
||
| 82 | 25-26: 5.0V |
||
| 83 | |||
| 84 | 5 | foft | *Interface 1:* |
| 85 | 1 | foft | All level shifted to 3.3V. |
| 86 | Special pins: |
||
| 87 | 37:RD4: 10k pulldown |
||
| 88 | 40:RD5: 10k pulldown |
||
| 89 | 34:MPD_N: 4.7k pullup to 5V |
||
| 90 | 28:IRQ_N: 4.7k pullup to 5V |
||
| 91 | 32:REF_N: 2k pullup to 5V |
||
| 92 | |||
| 93 | 5 | foft | *Interface 2:* |
| 94 | 1 | foft | 1-3: USB to FTDI |
| 95 | 4: GND |
||
| 96 | 5,6: 5V |
||
| 97 | 7-10: Charge cap, FPGA compares with ref voltage |
||
| 98 | 11-30: level shifted to 3.3V. 4.7k pullup to 5V. Direction pins have extra 220 ohm resistance (needed?) |
||
| 99 | 31: GND |
||
| 100 | 32-33: level shifted to 3.3V. 4.7k pullup to 5V |
||
| 101 | 34: 5V transistor drive (for tape motor) |
||
| 102 | 35-49: level shifted to 3.3V. 4.7k pullup o 5V |
||
| 103 | 40: EXTSEL_N: level shifted to 3.3V. 4.7k pullup to 5V |